



# N-Channel 20-V (D-S) Fast Switching MOSFET


PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A)	Q <sub>g</sub> (Typ.)		
20	0.0053 at V <sub>GS</sub> = 10 V	21.1	14 nC		
	0.0078 at V <sub>GS</sub> = 4.5 V	17.4	14110		

#### **FEATURES**

- Halogen-free Option Available
- TrenchFET® Gen II Power MOSFET
- New Low Thermal Resistance PowerPAK<sup>®</sup>
  Package with Low 1.07 mm Profile
- PWM Optimized
- 100 % R<sub>g</sub> Tested

#### **APPLICATIONS**

- · Synchronous Rectification
- Synchronous Buck



N-Channel MOSFET

# 3.30 mm

PowerPAK 1212-8

Bottom View

Ordering Information: Si7110DN-T1-E3 (Lead (Pb)-free)

Si7110DN-T1-GE3 (Lead (Pb)-free and Halogen-free)

<b>ABSOLUTE MAXIMUM RATINGS</b>	T <sub>A</sub> = 25 °C, unle	ss otherwise n	oted		
Parameter	Symbol	10 s	Steady State	Unit	
Drain-Source Voltage		V <sub>DS</sub>	20		V
Gate-Source Voltage		V <sub>GS</sub>	± 20		V
O-ations Date O-mark/T 450,00\8	T <sub>A</sub> = 25 °C	- I <sub>D</sub>	21.1	13.5	
Continuous Drain Current $(T_J = 150  ^{\circ}C)^a$	T <sub>A</sub> = 70 °C		16.9	10.8	
Pulsed Drain Current		I <sub>DM</sub>	60		Α
Continuous Source Current (Diode Conduction) <sup>a</sup>		I <sub>S</sub>	3.2	1.3	
Single Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	35		
Single Avalanche Energy	L=UIIIII	E <sub>AS</sub>	61		mJ
Mariana Barra Birata di a	T <sub>A</sub> = 25 °C	P <sub>D</sub>	3.8	1.5	W
Maximum Power Dissipation <sup>a</sup>	T <sub>A</sub> = 70 °C		2.0	0.8	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		°C
Soldering Recommendations (Peak Temperature) <sup>b, c</sup>			260		

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Marianna lunation to Ambiant	t ≤ 10 s	R <sub>thJA</sub>	24	33	°C/W
Maximum Junction-to-Ambient <sup>a</sup>	Steady State		65	81	
Maximum Junction-to-Case (Drain)	Steady State	$R_{thJC}$	1.9	2.4	

#### Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- $c. \ \ Rework\ Conditions: manual\ soldering\ with\ a\ soldering\ iron\ is\ not\ recommended\ for\ leadless\ components.$

# Vishay Siliconix




MOSFET SPECIFICATIONS T <sub>J</sub> = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.5		2.5	V	
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			± 100	nA	
Zero Gate Voltage Drain Current	lana	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V			1		
	I <sub>DSS</sub>	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			5	μΑ	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	40			Α	
Drain-Source On-State Resistance <sup>a</sup>	В	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 21.1 A		0.0044	0.0053	Ω	
	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 17.4 \text{ A}$		0.0064	0.0078		
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_D = 21.1 \text{ A}$		71		S	
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	I <sub>S</sub> = 3.2 A, V <sub>GS</sub> = 0 V		0.8	1.2	V	
Dynamic <sup>b</sup>							
Total Gate Charge	$Q_g$			14	21	nC	
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 21.1 \text{ A}$		7			
Gate-Drain Charge	$Q_gd$			4.5			
Gate Resistance	$R_g$	f = 1 MHz	0.7	1.4	2.1	Ω	
Turn-On Delay Time	t <sub>d(on)</sub>			12	20		
Rise Time	t <sub>r</sub>	$V_{DD}$ = 10 V, $R_L$ = 10 $\Omega$		10	15	ns	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong$ 1 A, $V_{GEN}$ = 10 V, $R_g$ = 6 $\Omega$		36	55		
Fall Time	t <sub>f</sub>			10	15		
Body Diode Reverse Recovery Time	t <sub>rr</sub>			30	60		
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>F</sub> = 3.2 A, di/dt = 100 A/μs		25	50	nC	
Reverse Recovery Fall Time	t <sub>a</sub>	$i_F = 3.2 \text{ A}, \text{ u/u} = 100 \text{ A/} \mu \text{S}$		14		ns	
Reverse Recovery Rise Time	t <sub>b</sub>			16			


#### Notes:

- a. Pulse test; pulse width  $\leq$  300  $\mu s,$  duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted












### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





On-Resistance vs. Gate-to-Source Voltage

# Vishay Siliconix


# VISHAY

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Single Pulse Power, Junction-to-Ambient




#### Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient



## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?73143">http://www.vishay.com/ppg?73143</a>.

Document Number: 73143 S-80581-Rev. E, 17-Mar-08



Vishay

## **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com